

In the Claims

Please amend the claims as follows:

1. A method for enhancing data retention of a floating gate transistor comprising:

forming a floating gate over a substrate, the floating gate having an inner first portion and an outer second portion; and

providing conductivity enhancing impurity in the inner first portion to a greater concentration than conductivity enhancing impurity in the outer second portion.

H

2. The method of claim 1, wherein the forming of the floating gate comprises forming the inner first portion and the outer second portion to comprise polysilicon.

3. The method of claim 1, wherein the floating gate has a thickness, and the forming of the floating gate comprises forming the inner first portion to comprise at least 25 percent of the floating gate thickness.

4. The method of claim 1, wherein the floating gate has a thickness, and the forming of the floating gate comprises forming the inner first portion to comprise between about 25 to 75 percent of the floating gate thickness.

5. The method of claim 1, wherein the providing of conductivity enhancing impurity in the inner first portion comprises doping the inner first portion to a dopant concentration greater than or equal to $1 \times 10^{18} \text{cm}^{-3}$.

6. The method of claim 1, wherein the providing of conductivity enhancing impurity in the inner first portion comprises doping the inner first portion to a dopant concentration of greater than or equal to about $1 \times 10^{18} \text{cm}^{-3}$, with the outer second portion having a dopant concentration of less than $1 \times 10^{18} \text{cm}^{-3}$.

7. The method of claim 1, wherein:

the forming of the floating gate comprises forming a first layer of polysilicon over the substrate, the first layer defining the inner first portion, and after the forming of the first layer forming a second layer of polysilicon, the second layer defining the outer second portion.

8. The method of claim 1, wherein:

the forming of the floating gate comprises forming a first layer of polysilicon over the substrate, the first layer defining the inner first portion, and after the forming of the first layer forming a second layer of polysilicon, the second layer defining the outer second portion; and

intermediate the forming of the first and second layers, providing the conductivity enhancing impurity in the inner first portion to a dopant concentration of greater than or equal to about $1 \times 10^{18} \text{cm}^{-3}$.

9. A method of forming a floating gate transistor comprising:

forming a first layer of conductively doped semiconductive material over a semiconductive substrate;

forming a second layer of substantially undoped semiconductive material over the first layer;

forming a third layer comprising dielectric material over the second layer;

forming a fourth layer comprising conductive material over the third layer; and

forming a floating gate transistor comprising the first, second, third, and fourth layers.

10. The method of claim 9, wherein the first and second layers comprise a floating gate having a thickness, and the forming of the first and second layers comprise forming the first layer to occupy at least 25 percent of the floating gate thickness.

11. The method of claim 9, wherein the first and second layers comprise a floating gate having a thickness, and the forming of the first and second layers comprise forming the first layer to occupy less than 75 percent of the floating gate thickness.

12. The method of claim 9, wherein the forming of the first layer comprises forming the first layer to have a dopant concentration of greater than or equal to about $1 \times 10^{18} \text{cm}^{-3}$.

13. The method of claim 9, wherein the forming of the first layer comprises:

forming a layer of polysilicon over the substrate; and
doping the polysilicon layer with phosphorous dopant material to a concentration of greater than or equal to about $1 \times 10^{18} \text{cm}^{-3}$.

14. The method of claim 9, wherein:

the first and second layers comprise a floating gate having a thickness, and the forming of the first and second layers comprise forming the first layer to occupy less than 75 percent of the floating gate thickness; and

the forming of the first layer comprises forming the first layer to have a dopant concentration of greater than or equal to about $1 \times 10^{18} \text{cm}^{-3}$.

25. A method of forming a floating gate transistor comprising:
forming a first layer of polysilicon over a substrate to a first thickness;

doping the first layer to a degree sufficient to define a sheet resistance of between 300 ohm/sq. and 400 ohm/sq.;

after the doping, forming a second layer of polysilicon over the first layer of polysilicon to a second thickness;

oxidizing the substrate to form a first oxide layer over the second layer of polysilicon;

forming a layer of nitride over the first oxide layer;

oxidizing the substrate to form a second oxide layer over the layer of nitride;

forming a third layer of polysilicon over the second oxide layer; and

etching at least some of the layers to provide a floating gate transistor over the substrate.

26. The method of claim 25, wherein the first and second thicknesses are substantially the same.

27. The method of claim 25, wherein the first and second thicknesses are different.

28. The method of claim 25, wherein the first and second thicknesses comprise an aggregate thickness and the first thickness constitutes less than or equal to about 75 percent of the aggregate thickness.

29. The method of claim 25, wherein the first thickness is less than about 550 Angstroms.

30. The method of claim 25, wherein the first thickness is between 450 Angstroms and 550 Angstroms.

31. The method of claim 25, wherein the forming of the second layer of polysilicon comprises forming the layer to have a sheet resistance which is greater than the sheet resistance of the first layer of polysilicon.

41. The method of claim 1, wherein forming a floating gate over a substrate comprises:

forming the inner first portion in contact with a gate dielectric; and

forming the outer second portion atop the inner first portion.

42. The method of claim 9, wherein forming a first layer comprises forming a first layer of conductively doped polysilicon in contact with a gate dielectric layer.

43. The method of claim 25, wherein forming a first layer of polysilicon comprises forming a first layer of polysilicon in contact with a gate dielectric layer.

44. A method of forming a floating gate transistor comprising:

forming a first layer of polysilicon to a first thickness on a gate dielectric disposed on a substrate;

doping the first layer to a degree sufficient to define a sheet resistance of between 300 ohm/sq. and 400 ohm/sq.;

after the doping, forming a second layer of polysilicon over the first layer of polysilicon to a second thickness;

oxidizing the substrate to form a first oxide layer over the second layer of polysilicon;

forming a layer of nitride over the first oxide layer;

oxidizing the substrate to form a second oxide layer over the layer of nitride;

forming a third layer of polysilicon over the second oxide layer; and

etching at least some of the layers to provide a floating gate transistor over the substrate.

45. The method of claim 44, wherein the first and second thicknesses are substantially the same.

46. The method of claim 44, wherein the first and second thicknesses are different.

47. The method of claim 44, wherein the first and second thicknesses comprise an aggregate thickness and the first thickness constitutes less than or equal to about 75 percent of the aggregate thickness.

48. The method of claim 44, wherein the first thickness is less than about 550 Angstroms.

49. The method of claim 44, wherein the first thickness is between 450 Angstroms and 550 Angstroms.

50. The method of claim 44, wherein the forming of the second layer of polysilicon comprises forming the layer to have a sheet resistance which is greater than the sheet resistance of the first layer of polysilicon.

51. A method for enhancing data retention of a floating gate transistor comprising:

forming a floating gate over a substrate, the floating gate having an inner first portion and an outer second portion; and

providing conductivity enhancing impurity in the inner first portion to a greater concentration than conductivity enhancing impurity in the outer second portion wherein forming a floating gate over a substrate comprises:

forming the inner first portion in contact with a gate dielectric; and
forming the outer second portion atop the inner first portion.

B3 Cont.
N
52. The method of claim 51, wherein the forming of the floating gate comprises forming the inner first portion and the outer second portion to comprise polysilicon.

53. The method of claim 51, wherein the floating gate has a thickness, and the forming of the floating gate comprises forming the inner first portion to comprise at least 25 percent of the floating gate thickness.

54. The method of claim 51, wherein the floating gate has a thickness, and the forming of the floating gate comprises forming the inner first portion to comprise between about 25 to 75 percent of the floating gate thickness.

55. The method of claim 51, wherein the providing of conductivity enhancing impurity in the inner first portion comprises doping the inner first portion to a dopant concentration greater than or equal to $1 \times 10^{18} \text{ cm}^{-3}$.

56. The method of claim 51, wherein the providing of conductivity enhancing impurity in the inner first portion comprises doping the inner first portion to a dopant concentration of greater than or equal to about $1 \times 10^{18} \text{ cm}^{-3}$, with the outer second portion having a dopant concentration of less than $1 \times 10^{18} \text{ cm}^{-3}$.

57. The method of claim 51, wherein:

the forming of the floating gate comprises forming a first layer of polysilicon over the substrate, the first layer defining the inner first portion, and after the forming of the first layer forming a second layer of polysilicon, the second layer defining the outer second portion.

58. A method of forming a floating gate transistor comprising:

forming a first layer of conductively doped semiconductive material over a gate dielectric disposed on a semiconductive substrate, the first layer having a dopant concentration of greater than or equal to about $1 \times 10^{18} \text{ cm}^{-3}$;

forming a second layer of substantially undoped semiconductive material over the first layer;

forming a third layer comprising dielectric material over the second layer;

forming a fourth layer comprising conductive material over the third layer; and

forming a floating gate transistor comprising the first, second, third, and fourth layers.

59. The method of claim 58, wherein the first and second layers comprise a floating gate having a thickness, and the forming of the first and second layers comprise forming the first layer to occupy at least 25 percent of the floating gate thickness.

60. The method of claim 58, wherein the first and second layers comprise a floating gate having a thickness, and the forming of the first and second layers comprise forming the first layer to occupy less than 75 percent of the floating gate thickness.

61. The method of claim 58, wherein the forming of the first layer comprises:

forming a layer of polysilicon over the substrate; and

doping the polysilicon layer with phosphorous dopant material to a concentration of greater than or equal to about $1 \times 10^{18} \text{ cm}^{-3}$.

62. The method of claim 1, further comprising:

forming a source region disposed laterally proximate the floating gate; and

forming a drain region disposed laterally proximate the floating gate.

63. The method of claim 9, wherein forming the floating gate transistor comprises:

etching the first, second, third, and fourth layers to form a floating gate;

forming a source region disposed laterally proximate the floating gate; and

forming a drain region disposed laterally proximate the floating gate.

G3
cont

N

64. The method of claim 25, wherein etching at least some of the layers comprises forming a floating gate, and further comprising:

forming a source region disposed laterally proximate the floating gate; and

forming a drain region disposed laterally proximate the floating gate.

65. The method of claim 44, wherein etching at least some of the layers comprises forming a floating gate, and further comprising:

forming a source region disposed laterally proximate the floating gate; and

forming a drain region disposed laterally proximate the floating gate.

66. The method of claim 51, further comprising:

forming a source region disposed laterally proximate the floating gate; and

forming a drain region disposed laterally proximate the floating gate.

67. The method of claim 58, wherein forming the floating gate transistor comprises:

etching the first, second, third and fourth layers to provide a floating gate;

forming a source region disposed laterally proximate the floating gate; and

forming a drain region disposed laterally proximate the floating gate.

68. A process for forming a floating gate transistor having enhanced data retention comprising:

forming a first layer of conductively doped semiconductive material over a gate dielectric disposed on a semiconductive substrate, the first layer having a dopant concentration of greater than or equal to about $1 \times 10^{18} \text{ cm}^{-3}$;

forming a second layer of substantially undoped semiconductive material over the first layer;

forming a third layer comprising dielectric material over the second layer;

forming a fourth layer comprising conductive material over the third layer;

etching the first, second, third, and fourth layers to provide a floating gate; and

providing source and drain regions disposed laterally proximate the floating gate.

G3
w/

H

New Claims

69. A process for forming a floating gate transistor having enhanced data retention comprising:

forming a gate dielectric by oxidizing a semiconductive substrate;

forming a first layer of conductively doped polysilicon material on and in contact with the gate dielectric, the first layer having a dopant concentration of greater than or equal to about $1 \times 10^{18} \text{ cm}^{-3}$;

forming a second layer of substantially undoped polysilicon material over the first layer, the first and second layers having a combined thickness of about 1,000 Angstroms;

forming a third layer comprising dielectric material over the second layer, the third layer comprising an ONO layer, by (i) oxidizing a portion of the second layer to provide an oxide having a thickness of between 50 and 100 Angstroms, (ii) forming a nitride layer atop the oxide and (iii) subjecting the nitride layer to conditions suitable for forming a second oxide layer atop the nitride layer;

forming a fourth layer comprising conductive polysilicon over the third layer;

etching the first, second, third, and fourth layers to provide a floating gate; and

providing source and drain regions disposed laterally proximate the floating gate to form a floating gate transistor.

70. The process of claim 69, wherein forming the first layer comprises forming the first layer to have a thickness of about 500 Angstroms.

H 419

71. The process of claim 69, wherein forming the first layer comprises forming the first layer to have a thickness of between 25% and 75% of the combined thickness.

59x60 53754

*G₂
level*